Confluence wiki: Difference between revisions

From WikiIndex
Jump to navigation Jump to search
No edit summary
 
m (Text replace - "(recentchanges|wikinode)_URL" to "$1 URL")
 
(7 intermediate revisions by 5 users not shown)
Line 1: Line 1:
{{Wiki_List |
{{Wiki
wiki_name  =               Confluence wiki                                         |
|name=Confluence wiki
wiki_logo =                 [[Image:NoLogo.png]]                                   |
|logo=[[Image:HdCamlLogo.png]]
wiki_URL =                 http://confluent.org/wiki/doku.php                                                               |
|URL=http://confluent.org/wiki/doku.php
wiki_recentchanges =       http://confluent.org/wiki/doku.php?do=recent&id=                                                 |
|recentchanges URL=http://confluent.org/wiki/doku.php?do=recent&id=
wiki_status =               Active                    |
|wikinode URL=No
wiki_lastreviewed  =        16-Jan-06                  |
|status=Cannot connect
wiki_language =             English                   |
|language=English
wiki_editmode =             OpenEdit             |
|editmode=OpenEdit
wiki_engine =              DocuWiki                  |
|engine=DokuWiki
wiki_maintopic =           Software
|maintopic=Software
}}
}}
==Description==
==Description==
Confluence is a language for synchronous reactive system design
Confluence is a language for synchronous reactive system design
HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models.
see also: http://www.atlassian.com/software/confluence/

Latest revision as of 22:08, 4 April 2012

HdCamlLogo.png Confluence wiki
Recent changes
[No WikiNode]
[No About]
[No Mobile URL]
Founded by:
Status: Cannot connect
Language: English
Edit mode: OpenEdit
Wiki engine: DokuWiki
Wiki license: [[:Category:Wiki {{{license}}}|{{{license}}}]]
Main topic: Software

Description[edit]

Confluence is a language for synchronous reactive system design

HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models.


see also: http://www.atlassian.com/software/confluence/