Confluence wiki: Difference between revisions
Jump to navigation
Jump to search
Yaron Koren (talk | contribs) (Changed status to "Cannot connect") |
m (Text replace - "(\|) *wiki_" to "$1") |
||
| Line 1: | Line 1: | ||
{{Wiki | {{Wiki | ||
| | |name=Confluence wiki | ||
| | |logo=[[Image:HdCamlLogo.png]] | ||
| | |URL=http://confluent.org/wiki/doku.php | ||
| | |recentchanges_URL=http://confluent.org/wiki/doku.php?do=recent&id= | ||
| | |wikinode_URL=No | ||
| | |status=Cannot connect | ||
| | |language=English | ||
| | |editmode=OpenEdit | ||
| | |engine=DokuWiki | ||
| | |maintopic=Software | ||
}} | }} | ||
==Description== | ==Description== | ||
Revision as of 21:35, 4 April 2012
|
Confluence wiki [{{{recentchanges URL}}} Recent changes] [No WikiNode] [No About] [No Mobile URL] |
|---|---|
| Founded by: | |
| Status: | Cannot connect |
| Language: | English |
| Edit mode: | OpenEdit |
| Wiki engine: | DokuWiki |
| Wiki license: | [[:Category:Wiki {{{license}}}|{{{license}}}]] |
| Main topic: | Software |
Description
Confluence is a language for synchronous reactive system design
HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models.