Confluence wiki: Difference between revisions
Jump to navigation
Jump to search
MarkDilley (talk | contribs) No edit summary |
(New Wiki Template) |
||
| Line 1: | Line 1: | ||
{{ | {{Wiki | | ||
wiki_name | wiki_name = Confluence wiki | ||
wiki_logo = | | wiki_logo = [[Image:HdCamlLogo.png]] | ||
wiki_URL = | | wiki_URL = http://confluent.org/wiki/doku.php | ||
| wiki_recentchanges_URL = http://confluent.org/wiki/doku.php?do=recent&id= | |||
wiki_status = | | wiki_wikinode_URL = No | ||
| wiki_status = Active | |||
wiki_language = | | wiki_language = English | ||
wiki_editmode = | | wiki_editmode = OpenEdit | ||
wiki_engine = | | wiki_engine = DokuWiki | ||
wiki_maintopic = | | wiki_maintopic = Software | ||
}} | }} | ||
==Description== | ==Description== | ||
| Line 15: | Line 15: | ||
HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models. | HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models. | ||
Revision as of 08:02, 6 March 2006
| [{{{URL}}} {{{logo}}}] | [{{{URL}}} Confluence wiki] [{{{recentchanges URL}}} Recent changes] [No WikiNode] [No About] [No Mobile URL] |
|---|---|
| Founded by: | |
| Status: | [[:Category:{{{status}}}|{{{status}}}]] |
| Language: | [[:Category:Wiki {{{language}}}|{{{language}}}]] |
| Edit mode: | [[:Category:{{{editmode}}}|{{{editmode}}}]] |
| Wiki engine: | [[:Category:{{{engine}}}|{{{engine}}}]] |
| Wiki license: | [[:Category:Wiki {{{license}}}|{{{license}}}]] |
| Main topic: | [[:Category:{{{maintopic}}}|{{{maintopic}}}]] |
Description
Confluence is a language for synchronous reactive system design
HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models.