Last modified on 4 April 2012, at 22:08

Confluence wiki

HdCamlLogo.png Confluence wiki
Recent changes
[No WikiNode]
[No About]
[No Mobile URL]
Founded by:
Status: Cannot connect
Language: English
Edit mode: OpenEdit
Wiki engine: DokuWiki
Wiki license: [[:Category:Wiki {{{license}}}|{{{license}}}]]
Main topic: Software

DescriptionEdit

Confluence is a language for synchronous reactive system design

HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models.


see also: http://www.atlassian.com/software/confluence/