16,194
edits
(New Wiki Template) |
m (Text replace - "(recentchanges|wikinode)_URL" to "$1 URL") |
||
| (3 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{Wiki | | {{Wiki | ||
|name=Confluence wiki | |||
| | |logo=[[Image:HdCamlLogo.png]] | ||
| | |URL=http://confluent.org/wiki/doku.php | ||
| | |recentchanges URL=http://confluent.org/wiki/doku.php?do=recent&id= | ||
| | |wikinode URL=No | ||
| | |status=Cannot connect | ||
| | |language=English | ||
| | |editmode=OpenEdit | ||
| | |engine=DokuWiki | ||
| | |maintopic=Software | ||
}} | }} | ||
==Description== | ==Description== | ||
| Line 15: | Line 15: | ||
HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models. | HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models. | ||
see also: http://www.atlassian.com/software/confluence/ | |||