Confluence wiki: Difference between revisions
MarkDilley (talk | contribs) No edit summary |
m (Text replace - "(recentchanges|wikinode)_URL" to "$1 URL") |
||
| (4 intermediate revisions by 4 users not shown) | |||
| Line 1: | Line 1: | ||
{{ | {{Wiki | ||
|name=Confluence wiki | |||
|logo=[[Image:HdCamlLogo.png]] | |||
|URL=http://confluent.org/wiki/doku.php | |||
|recentchanges URL=http://confluent.org/wiki/doku.php?do=recent&id= | |||
|wikinode URL=No | |||
|status=Cannot connect | |||
|language=English | |||
|editmode=OpenEdit | |||
|engine=DokuWiki | |||
|maintopic=Software | |||
}} | }} | ||
==Description== | ==Description== | ||
| Line 16: | Line 16: | ||
HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models. | HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models. | ||
see also: http://www.atlassian.com/software/confluence/ | |||
Latest revision as of 22:08, 4 April 2012
|
Confluence wiki Recent changes [No WikiNode] [No About] [No Mobile URL] |
|---|---|
| Status: | Cannot connect |
| Language: | English |
| Edit mode: | OpenEdit |
| Wiki engine: | DokuWiki |
| Wiki license: | [[:Category:Wiki {{{license}}}|{{{license}}}]] |
| Main topic: | Software |
DescriptionEdit
Confluence is a language for synchronous reactive system design
HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models.