Confluence wiki: Difference between revisions

From WikiIndex
Jump to navigation Jump to search
No edit summary
Line 1: Line 1:
{{Wiki_List |
{{Wiki_List |
wiki_name  =                Confluence wiki                                        |
wiki_name  =                Confluence wiki                                        |
wiki_logo =                  [[Image:NoLogo.png]]                                  |
wiki_logo =                  [[Image:HdCamlLogo.png]]                                  |
wiki_URL =                  http://confluent.org/wiki/doku.php                                                                |
wiki_URL =                  http://confluent.org/wiki/doku.php                                                                |
wiki_recentchanges =        http://confluent.org/wiki/doku.php?do=recent&id=                                                  |
wiki_recentchanges =        http://confluent.org/wiki/doku.php?do=recent&id=                                                  |

Revision as of 21:27, 8 February 2006

Template:Wiki List

Description

Confluence is a language for synchronous reactive system design

HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models.

HDCaml circuit simulations can be conducted within Objective Caml and produce VCD waveforms for debugging.