Confluence wiki: Difference between revisions

361 bytes added ,  8 February 2006
(spelling Dokuwiki correctly)
Line 13: Line 13:
==Description==
==Description==
Confluence is a language for synchronous reactive system design
Confluence is a language for synchronous reactive system design
HDCaml is a hardware design and verification language embedded in Objective Caml. Given a high-level, structural design description, HDCaml will generate a synthesizable Verilog netlist, PSL assertions, and cycle and bit accurate C and SystemC models.
HDCaml circuit simulations can be conducted within Objective Caml and produce VCD waveforms for debugging.
Bureaucrats, checkuser, interwiki, staff, Administrators
9,160

edits